

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

THIS PAGE BLANK (USPTO)

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 020 898 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
19.07.2000 Bulletin 2000/29

(51) Int. Cl.⁷: H01L 21/04, H01L 21/20,
H01L 21/265, H01L 29/15,
H01L 29/161

(21) Application number: 00100591.7

(22) Date of filing: 12.01.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

- Katayama, Koji
Nara-shi, Nara 631-0817 (JP)
- Nozawa, Katsuya
Osaka-shi, Osaka 535-0002 (JP)
- Sugahara, Gaku
Nara-shi, Nara 631-0806 (JP)
- Kubo, Minoru
Nabari-shi, Mie 518-0641 (JP)

(30) Priority: 14.01.1999 JP 764299

(71) Applicant:
Matsushita Electric Industrial Co., Ltd.
Kadoma-shi, Osaka 571-8501 (JP)

(74) Representative:
Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)

(72) Inventors:
• Saitoh, Tohru
Settsu-shi, Osaka 566-0065 (JP)
• Kanzawa, Yoshihiko
Kadoma-shi, Osaka 571-0064 (JP)

(54) Semiconductor crystal, fabrication method thereof, and semiconductor device

(57) A $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which functions as a single SiGeC layer is formed by alternately growing $\text{Si}_{1-x}\text{Ge}_x$ layers ($0 < x < 1$) and $\text{Si}_{1-y}\text{C}_y$ layers ($0 < y < 1$) each having a thickness corresponding to several atomic layers which is small enough to prevent discrete quantization levels from being generated. This provides a SiGeC mixed crystal which is free from Ge-C bonds and has good crystalline quality and thermal stability. The $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice is fabricated by a method in which $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers are epitaxially grown alternately, or a method in which a $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ short-period superlattice is first formed and then C ions are implanted into the superlattice followed by annealing for allowing implanted C ions to migrate to Si layers.

Fig. 1(a)





Fig. 1(b)



EP 1 020 898 A2

Description

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a group IV element mixed crystal semiconductor, a fabrication method thereof, and a semiconductor device using such a mixed crystal semiconductor.

[0002] In recent years, attempts have been made to fabricate a semiconductor device utilizing heterojunction on a Si substrate for realizing a semiconductor device capable of operating at a higher speed than a conventional homojunction Si device. As materials for formation of heterojunction with Si, SiGe and SiGeC are expected promising, which are mixed crystal semiconductors including Ge and C, elements of the same group IV as Si.

[0003] In particular, a SiGeC ternary mixed crystal semiconductor has attracted considerable attention because the band gap and lattice constant thereof can be controlled independently by changing the mole fraction of the three elements, providing high degree of freedom in device design and allowing for lattice match with Si. For example, as disclosed in Japanese Laid-Open Patent Publication No. 10-116919, it is considered possible to realize a field effect transistor capable of operating at a higher speed than a conventional Si device by utilizing conduction band discontinuity formed at a hetero-interface between a Si layer and a SiGeC layer to use two-dimensional electron gas generated at the interface as a carrier.

[0004] Presently, a SiGeC mixed crystal is prepared by a method in which C source gas is introduced during epitaxial growth of a SiGe layer, or a method in which C ions are implanted into a SiGe layer.

[0005] However, as described in Applied Physics Letters, Vol. 65 (1994) p. 2559, for example, the incorporation of carbon into a SiGe layer has its limitation. It is known that the SiGe layer markedly degrades in crystalline quality and becomes amorphous when about 4% or more of C atoms is introduced into the SiGe layer. Moreover, according to experiments carried out by the present inventors, a SiGeC layer degrades in crystalline quality when it is annealed at certain temperatures. In particular, it has been observed that the degradation in crystalline quality tends to become more significant as the C concentration increases.

[0006] Figure 8 is a view of data obtained from the experiments carried out by the present inventors, showing a change in X-ray diffraction spectra of samples of a $\text{SiGe}_{0.31}\text{C}_{0.0012}$ crystal layer annealed at various temperatures. As is observed from this figure, the positions of the diffraction peaks of the samples annealed at temperatures of 800° C or lower are hardly different from that of the as-grown sample. However, the position of the diffraction peak of the sample annealed at 900° C exhibits a little shift from that of the as-grown sample, and as the annealing temperature is increased to 950°

C or higher, the position of the diffraction peak of the annealed sample starts shifting widely from that of the as-grown sample. Moreover, for the samples annealed at temperatures of 1000° C or higher, while the half-width at the peak increases, fringes observed in the diffraction spectrum of the as-grown sample almost disappear. Thus, according to the illustrated experiment data, it is found that the $\text{SiGe}_{0.31}\text{C}_{0.0012}$ crystal layer degrades in crystalline quality when it is annealed at about 950° C or higher.

[0007] The present inventors have further carried out experiments to investigate the cause of the degradation in the crystalline quality of the SiGeC crystal layer, and found that the degradation of the SiGeC crystal layer by annealing is mainly because Ge-C bonds in the mixed crystal is markedly unstable compared with Si-C bonds.

[0008] Figures 7(a) and 7(b) are views showing changes in X-ray diffraction spectra of samples of a $\text{Ge}_{0.98}\text{C}_{0.02}$ crystal layer grown on a Ge substrate and a $\text{Si}_{0.98}\text{C}_{0.02}$ crystal layer grown on a Si substrate, respectively, annealed at various temperatures. The $\text{Ge}_{0.98}\text{C}_{0.02}$ crystal layer was grown by implanting C ions into a Ge substrate followed by annealing, and the $\text{Si}_{0.98}\text{C}_{0.02}$ crystal layer was epitaxially grown on a Si substrate using Si and C source gases.

[0009] As shown in Figure 7(a) where a $\text{Ge}_{0.98}\text{C}_{0.02}$ crystal layer was grown on a Ge substrate, the diffraction peaks of the samples annealed at 475 to 550° C are observed at substantially the same positions, whereas no diffraction peaks are observed for the samples annealed at 450° C or lower. When the annealing temperature is 600° C or higher, the diffraction peak position of the $\text{Ge}_{0.98}\text{C}_{0.02}$ crystal layer shifts. In particular, the peak disappears for the sample annealed at 700° C or higher. This indicates that the GeC crystal is subjected to some change when it is annealed at a temperature of 600° C or higher. More specifically, it indicates that Ge-C bonds are segregated.

[0010] As shown in Figure 7(b) where a $\text{Si}_{0.98}\text{C}_{0.02}$ crystal layer was grown on a Si substrate, the diffraction peak is clearly observed for the $\text{Si}_{0.98}\text{C}_{0.02}$ crystal layer annealed at a temperature up to 1000° C.

[0011] In view of the above results, it is found that the instability of Ge-C bonds is a cause of the degradation in the crystalline quality of the SiGeC crystal, indicating that suppressing formation of Ge-C bonds is a decisive factor for improving the crystalline quality.

SUMMARY OF THE INVENTION

[0012] An object of the present invention is providing a SiGeC mixed crystal with good crystalline quality and thermal stability, a fabrication method thereof, and a semiconductor device using such a SiGeC mixed crystal. This can be achieved by eliminating the cause of instability of a SiGeC layer, i.e., by forming a short-period superlattice layer which is free from Ge-C bonds

but nevertheless can be considered as a SiGeC crystal layer.

[0013] The semiconductor crystal of the present invention comprises a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice structure ($0 < x, y < 1$) including two or more periods of alternately grown $\text{Si}_{1-x}\text{Ge}_x$ layers containing Si and Ge as major components and $\text{Si}_{1-y}\text{C}_y$ layers containing Si and C as major components, wherein the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice structure functions as a single SiGeC layer.

[0014] The above $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice structure can function as a single SiGeC layer with Ge-C bonds hardly contained therein. As a result, a semiconductor crystal which can maintain good crystalline quality stably even when subjected to annealing and still has the same function as a SiGeC layer is obtained.

[0015] The thickness of each of the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers in the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice is smaller than the thickness which allows discrete quantization levels to be generated. This ensures to obtain the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which functions as a single SiGeC layer.

[0016] The semiconductor device of the present invention comprises: a substrate; a first semiconductor layer containing at least Si, formed on the substrate; and a second semiconductor layer formed in contact with the first semiconductor layer for functioning as a SiGeC layer, wherein the second semiconductor layer has a structure including two or more periods of alternately grown $\text{Si}_{1-x}\text{Ge}_x$ layers ($0 < x < 1$) containing Si and Ge as major components and $\text{Si}_{1-y}\text{C}_y$ layers ($0 < y < 1$) containing Si and C as major components.

[0017] By the above construction, heterojunction such as Si/SiGeC can be formed between the first and second semiconductor layers. Utilizing this heterojunction, an advanced semiconductor device, e.g., a field effect transistor which functions as a high electron mobility transistor (HEMT), can be provided.

[0018] The thickness of each of the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers is preferably smaller than the thickness which allows discrete quantization levels to be generated.

[0019] The first fabrication method of a semiconductor crystal of the present invention comprises repeating epitaxial growth of a $\text{Si}_{1-x}\text{Ge}_x$ layer ($0 < x < 1$) containing Si and Ge as major components and epitaxial growth of a $\text{Si}_{1-y}\text{C}_y$ layer ($0 < y < 1$) containing Si and C as major components alternately by two or more times, to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which functions as a single SiGeC layer.

[0020] By the above method, the semiconductor crystal described above can be easily fabricated.

[0021] The second fabrication method of a semiconductor crystal of the present invention comprises the steps of: (a) repeating epitaxial growth of a $\text{Si}_{1-x}\text{Ge}_x$ layer ($0 < x < 1$) containing Si and Ge as major components and epitaxial growth of a Si layer containing Si as a major component alternately by two or more times, to

form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure; (b) implanting C ions into the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure; and (c) annealing the C-implanted $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure, to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure ($0 < y < 1$).

[0022] According to the above method, the phenomenon of migration of C atoms to the Si layers caused by segregation of Ge-C bonds during the annealing is utilized. Also, the substrate surface can be kept clean since no source gas for C doping is required during epitaxial growth of the layers. Thus, a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure which can be used for a variety of applications is obtained.

[0023] In the step (a), the $\text{Si}_{1-x}\text{Ge}_x$ layers and the Si layers may be formed so that the $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers of the resultant $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness large enough to allow discrete quantization levels to be generated. In this case, a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure which functions as a multiquantum barrier (MQB) or the like useful for construction of a quantum device is obtained.

[0024] Alternatively, in the step (a), the $\text{Si}_{1-x}\text{Ge}_x$ layers and the Si layers may be formed so that the $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers of the resultant $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness smaller than the thickness which allows discrete quantization levels to be generated. In this case, a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure which functions as a single SiGeC layer useful for construction of a heterojunction semiconductor device is obtained.

[0025] In the above fabrication method, the annealing temperature in the step (c) is preferably higher than 700° C.

BRIEF DESCRIPTION OF THE DRAWINGS

[0026]

Figures 1(a) and 1(b) are views schematically illustrating the macroscopic multilayer structure of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice of EMBODIMENT 1 and the microscopic multilayer structure of the short-period superlattice, respectively.

Figure 2 is a view showing a change in an energy band structure observed when the thickness of well layers/barrier layers of a multilayer structure is changed.

Figures 3(a) and 3(b) are cross-sectional views illustrating fabrication steps of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure of EMBODIMENT 2.

Figures 4(a), 4(b), and 4(c) are views showing the concentration distributions of Ge atoms and C atoms in a superlattice before and after annealing, the distribution of C atoms in the superlattice immediately after C ion implantation, and the distribution of C atoms in the superlattice after annealing.

Figure 5 is a view showing the concentration distributions of C atoms in the superlattice fabricated by

the steps shown in Figures 3(a) and 3(b) observed when annealed at different temperatures.

Figure 6 is a cross-sectional view of a heterojunction field effect transistor (HMOSFET) of EMBODIMENT 3 which is a semiconductor device including a short-period superlattice.

Figures 7(a) and 7(b) are views showing changes in X-ray diffraction spectra of samples of a $\text{Ge}_{0.98}\text{C}_{0.02}$ crystal layer grown on a Ge substrate and a $\text{Si}_{0.98}\text{C}_{0.02}$ crystal layer grown on a Si substrate, respectively, annealed at various temperatures.

Figure 8 is a view showing a change in X-ray diffraction spectra of samples of a $\text{SiGe}_{0.31}\text{C}_{0.0012}$ crystal layer annealed at various temperatures.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0027] Hereinafter, preferred embodiments of the present invention will be described with reference to the accompanying drawings.

EMBODIMENT 1

[0028] Figures 1(a) and 1(b) are views schematically illustrating a macroscopic multilayer structure of a SiGeC mixed crystal (a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice ($0 < x, y < 1$)) of EMBODIMENT 1, and a microscopic multilayer structure (atomic configuration) of the short-period superlattice, respectively.

[0029] As shown in Figure 1(a), the SiGeC mixed crystal of this embodiment includes 200 periods of $\text{Si}_{0.68}\text{Ge}_{0.32}$ layers 102 and $\text{Si}_{0.98}\text{C}_{0.04}$ layers 103 alternately grown on a Si substrate 101. As shown in Figure 1(b), each of the layers 102 and 103 is essentially composed of three atomic layers.

[0030] The SiGeC mixed crystal is fabricated in the following manner. The $\text{Si}_{0.68}\text{Ge}_{0.32}$ layer 102 and the $\text{Si}_{0.98}\text{C}_{0.04}$ layer 103, each of the three atomic layer structure, are epitaxially grown on the Si (001) substrate 101 by ultra high vacuum chemical vapor deposition (UHV-CVD). This growth is repeated for 200 times, so that the entire thickness of the SiGeC mixed crystal is about 160 nm. As Si, Ge, and C source gases, Si_2H_6 , GeH_4 , and SiH_3CH_3 , respectively, are used. The growth temperature is about 550° C.

[0031] Although the actual atomic configuration of the resultant short-period superlattice constitutes a diamond structure, the atomic layers are shown in a tetragonal shape in Figure 1(b) for easier understanding of the concept of the invention. As illustrated, Ge atoms and C atoms never exist in a common layer, so that Ge-C bonds are hardly formed. Nevertheless, the resultant short-period superlattice functions as one SiGeC mixed crystal, as will be described hereinbelow.

[0032] Figure 2 is a view showing a change in an energy band structure observed when the thickness of

well layers/barrier layers of a multilayer structure is changed (shown in Fig. 18 of C. Weisbuch, Semiconductor and Semimetals, Vol. 24, Academic Press, Inc., p. 29, Vol. Ed. Raymond Dingle). The X-axis represents the thickness (nm) of well layers/barrier layers, and the Y-axis represents a potential energy (eV). As is observed from Figure 2, while discrete quantization levels are formed when the thickness of the well layers/barrier layers is about 10 nm, such discrete quantization levels are lost forming one bulk band when the thickness is reduced to about 1.5 nm or less. In other words, with the quantization effect being lost, carriers recognize the entire short-period superlattice as one layer and act accordingly. Likewise, in the short-period superlattice shown in Figures 1(a) and 1(b), when the thickness of each layer is about 1.0 nm or less, discrete quantization levels are lost to allow the entire superlattice to function as a single SiGeC layer.

[0033] The average thickness of each layer of the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice ($0 < x, y < 1$) of this embodiment is about 0.8 nm. Therefore, the superlattice of this embodiment can function as a SiGeC layer while securing the stability of the crystalline quality obtained from the fact that Ge-C bonds are hardly formed.

[0034] Thus, based on the finding that a disadvantage of the conventional SiGeC layer is caused by instability of Ge-C bonds, the fabrication method of this embodiment provides a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which is free from Ge-C bonds but nevertheless can function as a SiGeC layer.

EMBODIMENT 2

[0035] In this embodiment, a fabrication method of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure ($0 < x, y < 1$), which can be used for formation of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice, will be described. In this method, C ions are implanted into a $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ multilayer film and the resultant multilayer film is annealed. Figures 3(a) and 3(b) are cross-sectional views illustrating steps of fabricating the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure.

[0036] At the step shown in Figure 3(a), Si layers 105 having a thickness of 10 nm and $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers 106 having a thickness of 10 nm are epitaxially grown on a Si (001) substrate 101 alternately by UHV-CVD, to obtain a $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$ superlattice of a total of 10 periods.

[0037] Subsequently, at the step shown in Figure 3(b), C ions are implanted into the superlattice under the conditions of an accelerating energy of about 45 KeV and a dose amount of about $1 \times 10^{15} \text{ cm}^{-2}$, followed by annealing at 950° C for 15 seconds.

[0038] Figures 4(a), 4(b), and 4(c) are views showing the concentration distributions of Ge atoms and C atoms in the superlattice before and after the annealing, the distribution of C atoms in the superlattice after the C

Si, formed on the substrate; and
 a second semiconductor layer formed in contact with the first semiconductor layer for functioning as a SiGeC layer,
 wherein the second semiconductor layer has a structure including at least two or more periods of alternately grown $\text{Si}_{1-x}\text{Ge}_x$ layers ($0 < x < 1$) containing Si and Ge as major components and $\text{Si}_{1-y}\text{C}_y$ layers ($0 < y < 1$) containing Si and C as major components.

5

10

4. The semiconductor device of Claim 3, wherein the thickness of each of the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers is smaller than a thickness which allows discrete quantization levels to be generated.

15

5. A fabrication method of a semiconductor crystal, comprising:

repeating epitaxial growth of a $\text{Si}_{1-x}\text{Ge}_x$ layer ($0 < x < 1$) containing Si and Ge as major components and epitaxial growth of a $\text{Si}_{1-y}\text{C}_y$ layer ($0 < y < 1$) containing Si and C as major components alternately by two or more times, to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which functions as a single SiGeC layer.

20

25

6. A fabrication method of a semiconductor crystal, comprising the steps of:

30

(a) repeating epitaxial growth of a $\text{Si}_{1-x}\text{Ge}_x$ layer ($0 < x < 1$) containing Si and Ge as major components and epitaxial growth of a Si layer containing Si as a major component alternately by two or more times, to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure;

35

(b) implanting C ions into the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure; and

40

(c) annealing the C-implanted $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ multilayer structure, to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure ($0 < y < 1$).

7. The fabrication method of claim 6, wherein in the step (a), the $\text{Si}_{1-x}\text{Ge}_x$ layers and the Si layers are formed so that the $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers of the resultant $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness large enough to allow discrete quantization levels to be generated.

45

50

8. The fabrication method of claim 6, wherein in the step (a), the $\text{Si}_{1-x}\text{Ge}_x$ layers and the Si layers are formed so that the $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers of the resultant $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness smaller than a thickness which allows discrete quantization levels to be generated.

55

9. The fabrication method of claim 6, wherein an annealing temperature in the step (c) is higher than 700°C .

Fig. 1(a)





Fig. 1(b)



ion implantation, and the distribution of C atoms in the superlattice after the annealing.

[0039] In Figure 4(a), the X-axis represents the depth in the superlattice, and the Y-axis represents the concentration. A curve C_{Ge} represents the concentration of Ge, a curve C_{impl} represents the concentration of C immediately after the ion implantation and before the annealing, and a curve C_{anneal} represents the concentration of C after the annealing. As is indicated by the curve C_{impl} , before the annealing, C atoms are distributed substantially uniformly at a concentration of about $1 \times 10^{20} \text{ cm}^{-3}$ both in the Si layers 105 and the $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers 106. On the contrary, as is indicated by the curve C_{anneal} , after the annealing, the C concentration increases in the Si layers 105 while it decreases in the $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers 106. This is because, as shown in Figures 4(b) and 4(c), the C atoms in the $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers migrate to the adjacent Si layers during the annealing.

[0040] Thus, by implanting C ions into the $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$ superlattice and then annealing the resultant superlattice, a $\text{Si}_{1-y}\text{C}_y/\text{Si}_{0.8}\text{Ge}_{0.2}$ superlattice can be obtained without the necessity of C ion doping during the epitaxial growth.

[0041] Figure 5 is a view showing a difference between concentration distributions of C atoms obtained when the superlattice formed by the steps shown in Figures 3(a) and 3(b) is annealed at different annealing temperatures. In Figure 5, a curve C_{Ge} represents the concentration of Ge in the superlattice, a curve C_{asim} represents the concentration of C in the superlattice immediately after the ion implantation and before the annealing, a curve C_{700} represents the concentration of C in the superlattice annealed at 700°C , a curve C_{950} represents the concentration of C in the superlattice annealed at 950°C , and a curve C_{1000} represents the concentration of C in the superlattice annealed at 1000°C . The annealing time was 15 seconds for all cases. As is observed from Figure 5, while the migration of C atoms is not sufficient for the annealing at 700°C , it is sufficient for the annealing at 950°C and 1000°C . Furthermore, the concentration distributions obtained after the annealing at the latter two temperatures are almost the same. This indicates that a stable structure has been established at the SiC/SiGe interfaces by the method of this embodiment.

[0042] The fabrication method of this embodiment has the following advantage over the method of fabricating a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure by alternating $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers by epitaxial growth.

[0043] In the case of alternating $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers, a clean substrate surface may not always be obtained since a C source material may be left floating in a growth chamber after the growth of the $\text{Si}_{1-y}\text{C}_y$ layers. On the other hand, in the case of implanting C ions, it had conventionally been considered difficult to selectively dope only one of the two types of layers constituting a multilayer structure with carbon. According to

the fabrication method of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure of this embodiment, a $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ multilayer structure is first formed. Then, C ions are implanted into the $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ multilayer structure, and the resultant structure is annealed to utilize the phenomenon that C atoms migrate to the Si layers during annealing. In this way, the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure is obtained.

[0044] Thus, based on the finding that a disadvantage of the conventional SiGeC layer is caused by instability of Ge-C bonds, the fabrication method of this embodiment utilizes the migration of C atoms due to the instability of Ge-C bonds to form a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure.

[0045] When the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers of the resultant $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness large enough to allow discrete quantization levels to be generated (e.g., the case of this embodiment), a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice which can function as a multiquantum barrier (MQB) or the like is obtained.

[0046] On the contrary, when the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers of the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ multilayer structure have a thickness smaller than the thickness which allows discrete quantization levels to be generated, a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which can function as a single SiGeC layer, as in EMBODIMENT 1 described above, is obtained. The reason is as follows.

[0047] It has been confirmed qualitatively that the phenomenon of migration of C atoms described in this embodiment also occurs for Si layers and $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers both having a thickness of 1 nm or less. The migration of C atom has also been confirmed for any Ge content in the SiGe layers and any conditions of C ion implantation.

[0048] Therefore, a $\text{Si}_{0.8}\text{Ge}_{0.2}/\text{SiC}$ short-period superlattice which functions as one SiGeC layer can be obtained as in EMBODIMENT 1 by employing the fabrication method of this embodiment, that is, by first growing Si layers and $\text{Si}_{1-x}\text{Ge}_x$ layers each having a thickness of 1.0 nm or less and then subjecting to C ion implantation and annealing.

[0049] In the fabrication method of EMBODIMENT 1 where the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers are alternately grown, a clean substrate surface may not always be obtained since a C source material may be left floating in a growth chamber after the growth of the $\text{Si}_{1-y}\text{C}_y$ layers as described above. On the contrary, in this embodiment, the $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ superlattice is first formed, and then C ions are implanted into the $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ superlattice, followed by annealing to utilize the phenomenon of migration of C atoms to the Si layers during the annealing. In this way, a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which can function as a SiGeC layer can be fabricated easily and swiftly.

EMBODIMENT 3

[0050] Figure 6 is a cross-sectional view of a heterojunction field effect transistor (HMOSFET) of EMBODIMENT 3, which is a semiconductor device including a short-period superlattice formed by the fabrication method described in EMBODIMENT 1 or 2. In this embodiment, an n-channel HMOSFET is described. It is needless to mention that this embodiment can also be applied to a p-channel HMOSFET.

[0051] As shown in Figure 6, the HMOSFET of this embodiment includes: a Si substrate 111; a p-type well 112 formed on the Si substrate 111 and made of Si with a high concentration of a p-type impurity contained therein; and an i-Si layer 113 formed on the p-type well 112. A δ -doped layer 114 is formed in a region of the i-Si layer 113 located close to but apart a predetermined distance from the surface of the i-Si layer 113 by doping the region with a high concentration of an n-type impurity (e.g., arsenic). A SiGeC layer 116 essentially composed of a $\text{Si}_{0.68}\text{Ge}_{0.32}/\text{Si}_{0.96}\text{C}_{0.04}$ short-period superlattice is formed on the i-Si layer 113. A Si cap layer 117 made of intrinsic Si is formed on the SiGeC layer 116, a gate insulating film 118 made of a silicon oxide film is formed on the Si cap layer 117, and a gate electrode 119 made of polysilicon is formed on the gate insulating film 118. A source region 120 and a drain region 121 are formed in regions extending through the i-Si layer 113, the SiGeC layer 116, and the Si cap layer 117 by doping the regions with a high concentration of an n-type impurity (e.g., arsenic) by ion implantation using the gate electrode 119 as a mask.

[0052] On the left side of Figure 6, as is viewed from the figure, is shown an energy level E_c at an end of the conduction band over the layers 113, 114, 116, and 117 underlying the gate electrode of the HMOSFET of this embodiment. It is observed from this illustration that a so-called heterojunction barrier is formed by the band discontinuity existing between the SiGeC layer 116 composed of a $\text{Si}_{0.68}\text{Ge}_{0.32}/\text{Si}_{0.96}\text{C}_{0.04}$ short-period superlattice and the i-Si layer 113 at the end of the conduction band. Electrons are confined in a region of the SiGeC layer 116 adjacent to the Si/SiGeC heterojunction barrier, forming an n-channel made of two-dimensional electron gas in this region, thus allowing electrons to run along this n-channel at high speed.

[0053] In other words, in the HMOSFET of this embodiment, an n-channel 115 is formed along the Si/SiGeC heterojunction barrier to allow electrons to run along the n-channel 115 at high speed. The mobility of electrons is greater in the SiGeC layer than in the Si layer. Moreover, scattering of an ionized impurity is suppressed since no impurity doping is required for the formation of the n-channel. Thus, high-speed operation can be realized. Furthermore, since the SiGeC layer 116 is composed of a $\text{Si}_{0.68}\text{Ge}_{0.32}/\text{Si}_{0.96}\text{C}_{0.04}$ short-period superlattice, alloy scattering can be suppressed in comparison with a bulk SiGeC mixed crystal. This fur-

ther ensures realization of high-speed operation.

[0054] The SiGeC layer 116 may be formed by either the method described in EMBODIMENT 1 in which a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice ($0 < x, y < 1$) is formed by epitaxially growing $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers alternately, or the method described in EMBODIMENT 2 in which a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice ($0 < x, y < 1$) is formed by first epitaxially growing $\text{Si}_{1-x}\text{Ge}_x$ layers and Si layers alternately to form a $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ short-period superlattice and then implanting C ions into the superlattice followed by annealing.

[0055] It should be noted that Si-containing layers other than the Si layer in this embodiment, such as a SiGe layer and a SiC layer, may also be used as the semiconductor layer for forming heterojunction with the SiGeC layer composed of a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice.

[0056] It should also be noted that the function of the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice as a single SiGeC layer will not be lost even if the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice is doped with an n-type or p-type impurity.

[0057] In the characteristics shown in Figure 2, minor generation of discrete quantization levels in the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice should be permitted as long as an energy range capable of functioning as a SiGeC layer as a whole is obtained.

[0058] While the present invention has been described in a preferred embodiment, it will be apparent to those skilled in the art that the disclosed invention may be modified in numerous ways and may assume many embodiments other than that specifically set out and described above. Accordingly, it is intended by the appended claims to cover all modifications of the invention which fall within the true spirit and scope of the invention.

Claims

1. A semiconductor crystal comprising a $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice structure ($0 < x, y < 1$) including two or more periods of alternately grown $\text{Si}_{1-x}\text{Ge}_x$ layers containing Si and Ge as major components and $\text{Si}_{1-y}\text{C}_y$ layers containing Si and C as major components,

wherein the $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ superlattice structure functions as a single SiGeC layer.

2. The semiconductor crystal of claim 1, wherein the thickness of each of the $\text{Si}_{1-x}\text{Ge}_x$ layers and the $\text{Si}_{1-y}\text{C}_y$ layers is smaller than a thickness which allows discrete quantization levels to be generated.

3. A semiconductor device comprising:

a substrate;

a first semiconductor layer containing at least

Fig. 2




Fig. 3(b)




Fig. 3(a)




Fig. 4(a)




Fig. 4(b)




Fig. 4(c)




Fig. 5




Fig. 6




Fig. 7(a)




Fig. 7(b)





Fig. 8



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 020 898 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
06.09.2000 Bulletin 2000/36

(51) Int. Cl.⁷: H01L 29/15, H01L 29/165,
H01L 21/04, H01L 21/203,
H01L 21/205, H01L 21/265

(43) Date of publication A2:
19.07.2000 Bulletin 2000/29

(21) Application number: 00100591.7

(22) Date of filing: 12.01.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

- Katayama, Koji
Nara-shi, Nara 631-0817 (JP)
- Nozawa, Katsuya
Osaka-shi, Osaka 535-0002 (JP)
- Sugahara, Gaku
Nara-shi, Nara 631-0806 (JP)
- Kubo, Minoru
Nabari-shi, Mie 518-0641 (JP)

(30) Priority: 14.01.1999 JP 764299

(71) Applicant:
Matsushita Electric Industrial Co., Ltd.
Kadoma-shi, Osaka 571-8501 (JP)

(74) Representative:
Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anwaltssozietät
Maximilianstrasse 58
80538 München (DE)

(72) Inventors:
• Saitoh, Tohru
Settsu-shi, Osaka 566-0065 (JP)
• Kanzawa, Yoshihiko
Kadoma-shi, Osaka 571-0064 (JP)

(54) Semiconductor crystal, fabrication method thereof, and semiconductor device

(57) A $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice which functions as a single SiGeC layer is formed by alternately growing $\text{Si}_{1-x}\text{Ge}_x$ layers ($0 < x < 1$) and $\text{Si}_{1-y}\text{C}_y$ layers ($0 < y < 1$) each having a thickness corresponding to several atomic layers which is small enough to prevent discrete quantization levels from being generated. This provides a SiGeC mixed crystal which is free from Ge-C bonds and has good crystalline quality and thermal stability. The $\text{Si}_{1-x}\text{Ge}_x/\text{Si}_{1-y}\text{C}_y$ short-period superlattice is fabricated by a method in which $\text{Si}_{1-x}\text{Ge}_x$ layers and $\text{Si}_{1-y}\text{C}_y$ layers are epitaxially grown alternately, or a method in which a $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$ short-period superlattice is first formed and then C ions are implanted into the superlattice followed by annealing for allowing implanted C ions to migrate to Si layers.

Fig. 1(a)





Fig. 1(b)



EP 1 020 898 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 10 0591

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	POWELL A R ET AL: "SILICON-GERMANIUM-CARBON ALLOYS EXTENDING SI BASED HETEROSTRUCTURE ENGINEERING" JAPANESE JOURNAL OF APPLIED PHYSICS, JP, PUBLICATION OFFICE JAPANESE JOURNAL OF APPLIED PHYSICS. TOKYO, vol. 33, no. 4B, PART 01, 1 April 1994 (1994-04-01), pages 2388-2391, XP002035734 ISSN: 0021-4922 * the whole document *	1-5	H01L29/15 H01L29/165 H01L21/04 H01L21/203 H01L21/205 H01L21/265
Y	* the whole document *	6-9	
Y	PEREZ-RODRIGUEZ A ET AL: "Ion beam synthesis and recrystallization of amorphous SiGe/SiC structures" NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, SECTION - B: BEAM INTERACTIONS WITH MATERIALS AND ATOMS, NL, NORTH-HOLLAND PUBLISHING COMPANY. AMSTERDAM, vol. 120, no. 1, 1 December 1996 (1996-12-01), pages 151-155, XP004031938 ISSN: 0168-583X * abstract *	6-9	
Y	ZERLAUTH S ET AL: "MBE growth and structural characterization of Si _{1-y} Cy/Si _{1-x} Ge _x superlattices" JOURNAL OF CRYSTAL GROWTH, NL, NORTH-HOLLAND PUBLISHING CO. AMSTERDAM, vol. 175-176, no. 3001, 1 May 1997 (1997-05-01), pages 459-464, XP004091336 ISSN: 0022-0248 * table 1 *	7	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 13 July 2000	Examiner Wolff, G
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 (03.02 (P04001))